Faquir C. Jain
Professor/Electrical and Computer Engr
Storrs Mansfield
Are you Faquir C. Jain?
How to update your information.
Scholarly Contributions
256 Scholarly Contributions
Improved Storage Density using Quantum Dot Gate Non- Volatile Memory, March 27, 2019
2019
Research Type: Poster/Presentation
In Vivo Performance of Glucowizzard™, a Splinter-sized Continuous Glucose Monitoring Device
2013
Research Type: Poster/Presentation
Indium Gallium Arsenide Quantum Dot Gate Field-Effect Transistor using II-VI Tunnel Insulators Showing Three-state Behavior
2012
Research Type: Journal Article
Indium Gallium Arsenide Quantum Dot Gate Field-Effect Transistor using II-VI Tunnel Insulators showing Three-State Behavior
2012
Research Type: Journal Article
Integrating QD-NVRAMs and QDC-SWS FET-Based Logic for Multi-Bit Computing
2022
Research Type: Journal Article
Integration of Quantum Dot Gate (QDG) in SWS-FETs for Multi-Bit Logic and QD-NVRAMs for Distributed In-Memory Computing
2020
Research Type: Journal Article
LOW-THRESHOLD II-VI LATTICE-MATCHED SWS-FETS FOR MULTI-VALUED LOW-POWER LOGIC, 2019 II-VI Workshop, F. Jain, B.Saman, R.H. Gudlavalleti, R. Mays, J. Chandy and E. Heller; November 16, 2019.
2019
Research Type: Poster/Presentation
Label-Free Protein Detection Based on Functionalized Vertically Aligned Carbon Nanotube Gated Field-Effect Transistors
2011
Research Type: Journal Article
Lauren Bledsoe, Dominick Hollister, Truc Minh Nguyen, Matthew Sodoski, Bilal Khan, Roman Mays, Raja Hari Gudlavalleti, Faquir Jain, Quantum Dot Gate (QDG) SRAMs: Fabrication and Modeling , 29th Annual CMOC Symposium, April 1, 2020 (rescheduled October 2, 2020)-Undergraduate Poster
2020
Research Type: Poster/Presentation
Logic Gates Design and Simulation Using Spatial Wavefunction Switched (SWS) FETs
2015
Research Type: Journal Article
Low Noise Gain and Index Tailored External Cavity Laser Operating at 1310nm for Performance Enhancement of IMDD Photonic Links
2023
Research Type: Journal Article
Low-Threshold II–VI Lattice-Matched SWS-FETs for Multivalued Low-Power Logic
2021
Research Type: Journal Article
Low-power signal processing methodologies for implantable biosensing platforms
2024
Research Type: Conference Proceedings
MULTI-STATE 2-BIT CMOS LOGIC USING N- AND P- QUANTUM WELL CHANNEL SPATIAL WAVEFUNCTION SWITCHED (SWS) FETS
2018
Research Type: Journal Article
Mathematical Model and Fabrication of Multi-Layer Electrochemical Glucose Sensors
2014
Research Type: Poster/Presentation
Mathematical Model and Fabrication of Multi-layer Electrochemical Glucose Sensors
2015
Research Type: Journal Article